FabInfra-Mirror/fabhardware.absaugungsklappensteuerung
1
0
Fork 0
mirror of https://gitlab.com/fabinfra/fabhardware/absaugungsklappensteuerung.git synced 2025-03-12 14:51:44 +01:00
Code Issues Packages Projects Releases Wiki Activity

16 fach Platzierungsversuch nicht verwenden

Browse Source
This commit is contained in:
Toberfra 2022-02-20 11:19:48 +01:00
parent b9bba3b23d
commit 4fcf6717eb
5 changed files with 14333 additions and 310 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1144
Konzept/Versuche/KiCad/Relaisplatzierung001/Relais2x.sch Normal file
View File

File diff suppressed because it is too large Load Diff

64
Konzept/Versuche/KiCad/Relaisplatzierung001/Relaisplatzierung001-cache.lib
View File

@ -98,6 +98,70 @@ X OUT8 9 500 -300 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# RF_Module_ESP32-PICO-D4
#
DEF RF_Module_ESP32-PICO-D4 U 0 20 Y Y 1 F N
F0 "U" -700 1550 50 H V L CNN
F1 "RF_Module_ESP32-PICO-D4" 150 1550 50 H V L CNN
F2 "Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm" 0 -1700 50 H I C CNN
F3 "" 250 -1000 50 H I C CNN
$FPLIST
QFN*1EP*7x7mm*P0.5mm*
$ENDFPLIST
DRAW
S -700 1500 700 -1500 0 1 10 f
X VDDA 1 -200 1600 100 D 50 50 0 0 W
X IO34 10 800 -1000 100 L 50 50 0 0 I
X IO35 11 800 -1100 100 L 50 50 0 0 I
X IO32 12 800 -800 100 L 50 50 0 0 B
X IO33 13 800 -900 100 L 50 50 0 0 B
X IO25 14 800 -500 100 L 50 50 0 0 B
X IO26 15 800 -600 100 L 50 50 0 0 B
X IO27 16 800 -700 100 L 50 50 0 0 B
X IO14 17 800 200 100 L 50 50 0 0 B
X IO12 18 800 400 100 L 50 50 0 0 B
X VDD3P3_RTC 19 0 1600 100 D 50 50 0 0 W
X LNA_IN 2 800 1400 100 L 50 50 0 0 B
X IO13 20 800 300 100 L 50 50 0 0 B
X IO15 21 800 100 100 L 50 50 0 0 B
X IO2 22 800 1000 100 L 50 50 0 0 B
X IO0 23 800 1200 100 L 50 50 0 0 B
X IO4 24 800 800 100 L 50 50 0 0 B
X IO16 25 -800 0 100 R 50 50 0 0 B
X VDD_SDIO 26 800 -1300 100 L 50 50 0 0 w
X IO17 27 -800 -100 100 R 50 50 0 0 B
X SD2/IO9 28 800 600 100 L 50 50 0 0 B
X SD3/IO10 29 800 500 100 L 50 50 0 0 B
X VDDA3P3 3 -100 1600 100 D 50 50 0 0 W
X CMD 30 -800 -500 100 R 50 50 0 0 B
X CLK 31 -800 -400 100 R 50 50 0 0 B
X SD0 32 -800 -200 100 R 50 50 0 0 B
X SD1 33 -800 -300 100 R 50 50 0 0 B
X IO5 34 800 700 100 L 50 50 0 0 B
X IO18 35 800 0 100 L 50 50 0 0 B
X IO23 36 800 -400 100 L 50 50 0 0 B
X VDD3P3_CPU 37 100 1600 100 D 50 50 0 0 W
X IO19 38 800 -100 100 L 50 50 0 0 B
X IO22 39 800 -300 100 L 50 50 0 0 B
X VDDA3P3 4 -100 1600 100 D 50 50 0 0 P N
X U0RXD/IO3 40 800 900 100 L 50 50 0 0 B
X U0TXD/IO1 41 800 1100 100 L 50 50 0 0 B
X IO21 42 800 -200 100 L 50 50 0 0 B
X VDDA 43 -200 1600 100 D 50 50 0 0 P N
X XTAL_N_NC 44 -700 -1000 100 R 50 50 0 0 N N
X XTAL_P_NC 45 -700 -1100 100 R 50 50 0 0 N N
X VDDA 46 -200 1600 100 D 50 50 0 0 P N
X CAP2_NC 47 -700 -1200 100 R 50 50 0 0 N N
X CAP1_NC 48 -700 -1300 100 R 50 50 0 0 N N
X GND 49 0 -1600 100 U 50 50 0 0 W
X SENSOR_VP 5 -800 1200 100 R 50 50 0 0 I
X SENSOR_CAPP 6 -800 1100 100 R 50 50 0 0 I
X SENSOR_CAPN 7 -800 1000 100 R 50 50 0 0 I
X SENSOR_VN 8 -800 900 100 R 50 50 0 0 I
X EN 9 -800 1400 100 R 50 50 0 0 I
ENDDRAW
ENDDEF
#
# Relay_FINDER-40.52
#
DEF Relay_FINDER-40.52 K 0 20 Y Y 1 F N

13167
Konzept/Versuche/KiCad/Relaisplatzierung001/Relaisplatzierung001.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

257
Konzept/Versuche/KiCad/Relaisplatzierung001/Relaisplatzierung001.pro Normal file
View File

@ -0,0 +1,257 @@
update=Sa 19 Feb 2022 15:20:23 CET
version=1
last_client=kicad
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[general]
version=1
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.3
TrackWidth2=6
ViaDiameter1=0.8
ViaDrill1=0.4
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.15
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.15
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.2
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.3
TrackWidth=0.3
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Ausgangstrom
Clearance=1.8
TrackWidth=3
ViaDiameter=1.2
ViaDrill=0.8
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25

11
Konzept/Versuche/KiCad/Relaisplatzierung001/Relaisplatzierung001.sch
View File

@ -384,4 +384,15 @@ Wire Wire Line
9150 1050 9250 1050
Wire Wire Line
9250 2750 9150 2750
$Comp
L RF_Module:ESP32-PICO-D4 U103
U 1 1 62116121
P 3050 2550
F 0 "U103" H 3050 861 50 0000 C CNN
F 1 "ESP32-PICO-D4" H 3050 770 50 0000 C CNN
F 2 "Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm" H 3050 850 50 0001 C CNN
F 3 "https://www.espressif.com/sites/default/files/documentation/esp32-pico-d4_datasheet_en.pdf" H 3300 1550 50 0001 C CNN
1 3050 2550
1 0 0 -1
$EndComp
$EndSCHEMATC